Table of Contents

Integrated Circuit Systems
ICS87993AYI
PLL Clock Driver with Dynamic Clock Switch

Circuit Analysis
Some of the information in this report may be covered by patents, mask and/or copyright protection. This report should not be taken as an inducement to infringe on these rights.

© 2003 Chipworks Incorporated

This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached.

Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization's corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information.

CAR-0304-002
7289JGNE
Revision 1.0 Published: April 14, 2003
Integrated Circuit Systems ICS87993AYI PLL Clock Driver with Dynamic Clock Switch

Table of contents

List of Figures ..................................................................................................................... Page 1
List of Schematics ............................................................................................................. Page 2
Introduction ....................................................................................................................... Page 3
Device Summary Sheet ..................................................................................................... Page 4
Schematics ........................................................................................................................... Tab 1
Signal Naming Conventions and Symbol Definitions ....................................................... Tab 2
Signal Cross-Reference List ............................................................................................. Tab 3
Report Evaluation ............................................................................................................. Tab 4
List of Figures

0.1.1 Package Markings
0.1.2 Package X-Ray
0.1.3 Pin Configuration
0.1.4 Die Markings
0.2.0 Die Photograph
0.2.1 Annotated Die Photograph
0.2.2 Die Architecture
0.3.0 DFFR Definition
0.3.1 DFFS Definition

List of Schematics

1.0.0 Top Level
2.0.0 Bias Generator
3.0.0 Clock Switch
4.0.0 Input Buffer
5.0.0 MUX Reference
6.0.0 Differential External Feedback Reference
7.0.0 Dynamic Switch Logic
7.1.0 Clock Delay
7.2.0 Manual Override Switch
7.3.0 Active Low Alarm Reset Switch
7.4.0 Differential External Feedback
7.5.0 Bad Reference Clock Detector
7.6.0 Detector Signal Driver
7.7.0 Output Driver
8.0.0 2-to-1 Clock MUX
9.0.0 Active Low Master Reset
10.0.0 Reference Clock Driver
11.0.0 PLL
11.1.0  Phase Detector
11.1.1  Comparator
11.1.2  OR
11.2.0  Chargepump, LPF and Amplifier
11.3.0  VCO
11.3.1  Delay Cell 1
11.3.2  Delay Cell 2
12.0.0  Clock Selector
13.0.0  Clock Divider
14.0.0  Output Buffer
Report Evaluation

We value your business relationship at Chipworks. Your feedback is very important to help us better serve your future needs. Please take a few minutes to complete this evaluation to let us know if you were satisfied with this report. The information you provide will be used to strengthen our service quality program. Please rate Chipworks on this report at the following:

On-Line Evaluation Form

Or use the attached Report Evaluation Fax Back version on the next page.