Table of Contents

Intel
Broadwell SR217 Core™ M-5Y10 Microprocessor

Digital Library Floorplan Analysis
Some of the information in this report may be covered by patents, mask and/or copyright protection. This report should not be taken as an inducement to infringe on these rights.

© Chipworks Inc. 2015 all rights reserved. Chipworks and the Chipworks logo are registered trademarks of Chipworks Inc.

This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached.

Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization's corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information.

DLF-1410-801
27783OWJP

Revision 1.0 Published: January 30, 2015
# Table of Contents

1  **Introduction**  
   1.1 Device Naming Conventions Used in this Report  
   1.2 Device Samples Used for Analysis  
   1.3 Company Profile  
   1.4 Executive Summary  

2  **Device Identification**  
   2.1 SR217 Package  
   2.2 BDW Die  

3  **Characteristics of the Device Analyzed**  
   3.1 Floorplan of the BDW Die  
   3.2 DDR3 Interface Block Measurements  
   3.3 Cross-Sectional Analysis  

4  **Digital Characteristics of Library 1 (CPU)**  
   4.1 Primary Functional Cells  
   4.2 P/N Ratio  
   4.3 Metal Layer Characteristics  
   4.4 Area Percentage Utilization  
   4.5 Gross and Actual Density  
   4.6 Track Height  
   4.7 Filler Cells  
   4.8 Power Connections  

5  **Digital Characteristics of Library 2 (GPU)**  
   5.1 Primary Functional Cells  
   5.2 P/N Ratio  
   5.3 Metal Layer Characteristics  
   5.4 Area Percentage Utilization  
   5.5 Gross and Actual Density  
   5.6 Track Height  
   5.7 Filler Cells  
   5.8 Power Connections  

6  **References**  

7  **Statement of Measurement Uncertainty and Scope Variation**  

About Chipworks
List of Figures

Figure 2.1.1 SR217 Package Photograph – Top
Figure 2.1.2 SR217 Package Photograph – Bottom
Figure 2.1.3 SR217 Package X-Ray – Plan View
Figure 2.1.4 SR217 Package X-Ray – Side View
Figure 2.2.1 BDW Die Photograph
Figure 2.2.2 BDW Die Markings
Figure 2.2.3 BDW Die Photograph – Delayered to Gate Level
Figure 3.1.1 Functional Blocks at the Gate Level
Figure 3.2.1 DDR3 Interface Block – Poly Gate Level
Figure 3.3.1 General Structure – Logic
Figure 4.1.1 Library 1 (CPU) Inverter Gate – Metal Gate Level
Figure 4.1.2 Library 1 (CPU) 2-Input NAND Gate – Metal Gate Level
Figure 4.1.3 Library 1 (CPU) 2-Input NOR Gate – Metal Gate Level
Figure 4.2.1 P/N Ratio of a Typical CPU Inverter – Metal Gate Level
Figure 4.3.1 CPU Sample Area – Metal 0
Figure 4.3.2 CPU Sample Area – Metal 1
Figure 4.3.3 CPU Sample Area – Metal 2
Figure 4.3.4 CPU Sample Area – Metal 3
Figure 4.3.5 CPU Sample Area – Metal 4
Figure 4.3.6 CPU Sample Area – Metal 5
Figure 4.3.7 CPU Sample Area – Metal 6
Figure 4.3.8 CPU Sample Area – Metal 7
Figure 4.3.9 CPU Sample Area – Metal 8
Figure 4.3.10 CPU Sample Area – Metal 9
Figure 4.3.11 CPU Sample Area – Metal 10
Figure 4.3.12 CPU Sample Area – Metal 11
Figure 4.3.13 CPU Sample Area – Metal 12
Figure 4.3.14 CPU Sample Area – Metal 13
Figure 4.4.1 Sample of Standard Cell Library 1 (CPU) – Metal Gate Level
Figure 4.6.1 Standard Cell Library 1 (CPU) Track Height Sample – Metal 3
Figure 4.6.2 Standard Cell Library 1 (CPU) Track Height Sample – Metal 1
Figure 4.7.1 CPU Sample Annotated Metal 0 Fillers – Metal 0 Level
Figure 4.8.1 Power Connections in Library 1 (CPU)
Figure 5.1.1 Library 2 (GPU) Inverter Gate – Metal Gate Level
Figure 5.1.2 Library 2 (GPU) 2-Input NAND Gate – Metal Gate Level
Figure 5.1.3 Library 2 (GPU) 2-Input NOR Gate – Metal Gate Level
Figure 5.2.1 P/N Ratio of GPU Inverter – Metal Gate Level
Figure 5.3.1 GPU Sample Area 1 – Metal 0
Figure 5.3.2 GPU Sample Area 1 – Metal 1
Figure 5.3.3 GPU Sample Area 1 – Metal 2
Figure 5.3.4 GPU Sample Area 1 – Metal 3
Figure 5.3.5 GPU Sample Area 1 – Metal 4
Figure 5.3.6 GPU Sample Area 1 – Metal 5
Figure 5.3.7 GPU Sample Area 1 – Metal 6
Figure 5.3.8 GPU Sample Area 1 – Metal 7
Figure 5.3.9 GPU Sample Area 1 – Metal 8
Figure 5.3.10 GPU Sample Area 1 – Metal 9
Figure 5.3.11 GPU Sample Area 1 – Metal 10
Figure 5.3.12 GPU Sample Area 1 – Metal 11
Figure 5.3.13 GPU Sample Area 1 – Metal 12
Figure 5.3.14 GPU Sample Area 1 – Metal 13
Figure 5.4.1 Sample of Standard Cell Library 2 (GPU) – Metal Gate Level
Figure 5.6.1 Standard Cell Library 2 (GPU) Track Height Sample – Metal 3
Figure 5.6.2 Standard Cell Library 2 (GPU) Track Height Sample – Metal 1
Figure 5.7.1 GPU Sample Annotated Metal Gate Fillers – Metal Gate Level
Figure 5.8.1 Power Connections in Library 2 (GPU) – Metal 1
Figure 5.8.2 Power Connections in Library 2 (GPU) – Metal 0

List of Tables

Table 1.2.1 SR217 Component Summary
Table 1.4.1 BDW Die Summary
Table 1.4.2 Digital Library Overview
Table 1.4.3 Digital Logic Block Measurements
Table 1.4.4 Related Reports
Table 3.1.1 Digital Logic Block Measurements
Table 4.3.1 Metal Layer Characteristics – Library 1 (CPU)
Table 5.3.1 Metal Layer Characteristics – Library 2 (GPU)
About Chipworks

Patent and Technology Partner to the World’s Most Successful Companies

For over 20 years, Chipworks has been a trusted patent and technology partner to the world’s largest and most successful companies. Business leaders rely on us to help them identify and fully leverage their most valuable patents and provide crucial analysis of high-revenue products in the most competitive, fastest changing technology markets.

By combining deep patent and market knowledge with an unmatched ability to analyze the broadest range of technology products we are able to provide the most insightful Patent Intelligence and Competitive Technical Intelligence services in the industry.

Contact Chipworks

To find out more information about this report, or any other reports in our library, please contact Chipworks at 1-613-829-0414.

Chipworks
1891 Robertson Road, Suite 500
Ottawa, Ontario K2H 5B7
Canada
T 1-613-829-0414
F 1-613-829-0515
Web site: www.chipworks.com
Email: info@chipworks.com
Please send any feedback to feedback@chipworks.com