Table of Contents

Marvell
88E1310
Single Port Gigabit Ethernet PHY

Basic Functional Analysis
Marvell 88E1310
Single Port Gigabit Ethernet PHY
Basic Functional Analysis

Some of the information in this report may be covered by patents, mask, and/or copyright protection. This report should not be taken as an inducement to infringe on these rights.

© 2011 Chipworks Inc.

This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached.

Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization’s corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information.

FAR-1101-901
21259CYBT

Revision 1.0  Published: January 31, 2011
Table of Contents

1 Overview
   1.1 List of Figures
   1.2 List of Tables
   1.3 Introduction
   1.4 Device Summary
   1.5 Process Summary

2 Device Identification
   2.1 Downstream
   2.2 Package
   2.3 Die and Die Features

3 Process Analysis
   3.1 Device Structure

4 Functional Layout Analysis
   4.1 Overview
   4.2 Functional Block Measurements

5 Estimated Costing
   5.1 Manufacturing Cost Analysis

6 References

7 Statement of Measurement Uncertainty and Scope Variation

About Chipworks
1 Overview

1.1 List of Figures

2 Device Identification
2.1.1 Sony PS3 Product Box – Top View
2.1.2 Sony PS3 Product Box – Bottom View
2.1.3 Sony PS3 System – Top View
2.1.4 Sony PS3 System – Bottom View
2.1.5 Sony PS3 System – Rear View
2.1.6 Sony PS3 System Board
2.1.7 Sony PS3 System Board – Detail
2.2.1 Package Top – Circuit Analysis
2.2.2 Package Bottom – Circuit Analysis
2.2.3 Package Top – Process Analysis
2.2.4 Package X-Ray
2.2.5 Package X-Ray – Higher Magnification
2.3.1 Die Photograph
2.3.2 Die Markings
2.3.3 Poly Gate Level Die Photograph
2.3.4 Die Corner A
2.3.5 Die Corner B
2.3.6 Die Corner C
2.3.7 Die Corner D
2.3.8 Minimum Pitch Bond Pads

3 Process Analysis
3.1.1 General Die Structure
3.1.2 Minimum Pitch Metal 1, 2, and 3
3.1.3 Minimum Contacted Gate Pitch, Minimum Logic Gate Length

4 Functional Layout Analysis
4.1.1 Annotated Die Photograph – Functional Blocks (at Polysilicon)

1.2 List of Tables

1 Overview
1.3.1 Device Identification
1.4.1 Device Summary
1.5.1 Process Summary
1.5.2 Observed Critical Dimensions

4 Functional Layout Analysis
4.2.1 Functional Block Measurements

5 Estimated Costing
5.1.1 Manufacturing Cost Characteristics
5.1.2 Manufacturing Costs
About Chipworks

Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems. The company’s ability to analyze the circuitry and physical composition of these systems makes them a key partner in the success of the world’s largest semiconductor and microelectronics companies. Intellectual property groups and their legal counsel trust Chipworks for success in patent licensing and litigation – earning hundreds of millions of dollars in patent licenses, and saving as much in royalty payments. Research & Development and Product Management rely on Chipworks for success in new product design and launch, saving hundreds of millions of dollars in design, and earning even more through superior product design and faster launches.

Contact Chipworks

To find out more information on this report, or any other reports in our library, please contact Chipworks at 1-613-829-0414.

Chipworks
3685 Richmond Road, Suite 500
Ottawa, Ontario  K2H 5B7  Canada
T 1-613-829-0414
F 1-613-829-0515
Web site: www.chipworks.com
Email: info@chipworks.com

Please send any feedback to feedback@chipworks.com