

Table of Contents	Description
<p><b>1) Overview</b></p> <ul style="list-style-type: none"> <li>• Table of Contents</li> <li>• List of Figures and Tables</li> <li>• Introduction</li> <li>• Device Summary</li> <li>• Major Findings</li> </ul>	<ul style="list-style-type: none"> <li>• Device Summary is a very useful reference.</li> <li>• Typically used by TI for leading edge aCMOS, NAND and emerging memory only (note: used more widely by Patent Intelligence).</li> </ul>
<p><b>2) Device Overview</b></p> <ul style="list-style-type: none"> <li>• Package and Die</li> <li>• Die Features</li> <li>• Bond pads</li> <li>• Die corners</li> </ul>	<ul style="list-style-type: none"> <li>• Die features include memory blocks and unusual components</li> <li>• Image of partially delayered die, annotated with major functional blocks</li> <li>• Package cross-section not included (to be provide as separate PKG report)</li> <li>• SEM of standard logic cell, showing cell size</li> </ul>
<p><b>4) Process Analysis</b></p> <ul style="list-style-type: none"> <li>• SEM and TEM images</li> <li>• General Device Structure</li> <li>• Die seal including details</li> <li>• Bond Pads (including under bond pad)</li> <li>• Dielectrics</li> <li>• Metallization</li> <li>• Vias and Contacts</li> <li>• Transistors and Poly (core and peripheral; minimum gates, minimum contacted gates, minimum pitch poly)</li> <li>• Passive Components (if used)</li> <li>• Isolation (periphery and HD SRAM)</li> <li>• Wells and Substrate</li> </ul>	<ul style="list-style-type: none"> <li>• Chipworks methodology is Evidence based reporting</li> <li>• Use SEM and TEM images to show each feature. Images required of all dielectric levels, metal levels, transistors, poly and isolation.</li> <li>• Will include Bipolar and/or LDMOS transistors if present.</li> <li>• TEM required for isolation</li> <li>• SRP and/or SIMS dopant depth profile of Wells</li> <li>• SCM and/or SEM images of well structure may be included</li> </ul>
<p><b>5) Minimum Sized Memory Cell Analysis</b></p> <ul style="list-style-type: none"> <li>• Cell analysis - schematic</li> <li>• Cell Plan-View Analysis for minimum sized HD SRAM</li> <li>• Cell Cross-sectional Analysis Parallel to Bitline</li> <li>• Cell Cross-Sectional Analysis Parallel to Wordline (may be included, standard for memory devices)</li> </ul>	<ul style="list-style-type: none"> <li>• Included if device is a memory device or device has substantial embedded memory</li> <li>• Done for minimum sized SRAM memory on device</li> <li>• Plan-view images to show metal 3 down to diffusion at appropriate low and high magnification.</li> </ul>
<p><b>6) Materials Analysis</b></p> <ul style="list-style-type: none"> <li>• SEM-EDS Analysis of materials</li> <li>• TEM-EDS Analysis of Dielectrics, Metals and Gates</li> <li>• SIMS Analysis of Dielectrics (Optional)</li> </ul>	<ul style="list-style-type: none"> <li>• SEM and TEM-EDS determine elements of a material</li> <li>• Optional SIMS determines chemical composition for complex dielectric stacks when sufficient area is available</li> <li>• TEM-EDS of dielectrics used to supplement SIMS analysis for low-k dielectrics</li> </ul>

Please note, due to the nature of reverse engineering, Chipworks report content may vary. Reports published prior to the latest revision date (November 2008) may contain different content than stated above.



<p><b>7) Optional Layout and Topology Analysis</b></p> <ul style="list-style-type: none"> <li>Annotated M1 or poly die photograph, showing the macro blocks</li> <li>Die utilization table(s) showing the % area used by each macro block, if appropriate.</li> </ul> <p>Plus relevant die layout features including, as appropriate:</p> <ul style="list-style-type: none"> <li>Layout under bond pads</li> <li>Dummy metal patterns and dummy STI</li> <li>Standard Logic at poly and/or M1</li> <li>Standard Logic Estimated Equivalent Gate Count Analysis</li> <li>Memory blocks at high and low magnification (up to three types of memory, SRAM, Flash, DRAM, etc.)</li> <li>Layout of device structures, such as bipolar transistors, DMOS transistors, resistors, caps, etc</li> </ul>	<ul style="list-style-type: none"> <li>Included for advanced CMOS devices only</li> <li>Selected detailed SEM and optical plan-view images, at low and high magnification of relevant features.</li> <li>Optional <i>ICInside Surveyor</i> (ICS) deliverable will be offered. High resolution images for the fine pitch layer, typically poly, M1, M2 and M3 will be provided for an approximately 1 mm<sup>2</sup> area of the die. The area will be selected to sample standard logic, memory and I/O areas of the die, when possible.</li> </ul>
<p><b>8) Critical Dimensions</b></p> <ul style="list-style-type: none"> <li>Horizontal Dimensions (metals, vias, transistors, poly, isolation, bond pads, memory cells)</li> <li>Vertical Dimensions (dielectrics, metals, poly, diffusions and die)</li> </ul>	<ul style="list-style-type: none"> <li>Summary table for quick access</li> </ul>
<p><b>Normal Scope of Lab Work</b></p>	<ul style="list-style-type: none"> <li>Up to three (3) TEM cross-sections, including both gate oxides, if present. All relevant TEM images captured will be included in report.</li> <li>Typically 4-6 SEM cross-sections, plus bevel of SRAM cell.</li> <li>Delayed "poly" die.</li> </ul>

Please note, due to the nature of reverse engineering, Chipworks report content may vary. Reports published prior to the latest revision date (November 2008) may contain different content than stated above.

