Table of Contents

Sony ISX014
¼ Inch 8 Mp, 1.12 μm Pixel Size
Exmor RS Stacked
Back Illuminated CIS

Imager Process Review
Sony ISX014
Back Illuminated CMOS Image Sensor
Imager Process Review

Some of the information in this report may be covered by patents, mask, and/or copyright protection. This report should not be taken as an inducement to infringe on these rights.

© Chipworks Inc. 2013 all rights reserved. Chipworks and the Chipworks logo are registered trademarks of Chipworks Inc.

This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached.

Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization’s corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information.
Table of Contents

1 Overview
   1.1 List of Figures
   1.2 List of Tables
   1.3 Company Profile
   1.4 Introduction
   1.5 Device Summary
   1.6 Process Summary

2 Device Overview
   2.1 Downstream and Package Overview
   2.2 Back of CIS Die Photograph and Die Features
   2.3 Front of CIS Die Photograph and Die Features

3 Die Utilization Analysis
   3.1 Die Overview

4 Process Analysis
   4.1 Overview
   4.2 General Structure – ISP Die
   4.3 General Structure – CIS Die
   4.4 CIS Substrate and Wells
   4.5 CIS Substrate Isolation
   4.6 CIS Peripheral Transistors and Poly
   4.7 CIS Front Dielectrics
   4.8 CIS Front Metallization
   4.9 CIS Front Vias and Contacts
   4.10 Wafer Bonding Region
   4.11 CIS Back Dielectrics and TSVs
   4.12 CIS Die Back Metals, Color Filters, and Microlenses
   4.13 Bond Pads

5 Pixel Analysis
   5.1 Pixel Overview and Schematic
   5.2 Pixel Plan-View Analysis
   5.3 Pixel Cross-Sectional Analysis – Diagonal Across FD and Transfer Gate
   5.4 Pixel Cross-Sectional Analysis – Parallel to Row Select Lines
   5.5 Pixel Cross-Sectional Analysis – Parallel to Column Out Lines
6 Critical Dimensions
   6.1 Package Overview
   6.2 Die Features
   6.3 Image Sensor Substrate and Wells
   6.4 Image Sensor Substrate Isolation
   6.5 Peripheral Transistors and Poly
   6.6 Front Dielectrics
   6.7 Front Metallization
   6.8 Front Vias and Contacts
   6.9 Wafer Bonding and Carrier Wafer
   6.10 Back of Substrate Features (Dielectrics, Metals, Color Filters, and Microlenses)
   6.11 Pixels

7 References

8 Statement of Measurement Uncertainty and Scope Variation

About Chipworks
1 Overview

1.1 List of Figures

2 Device Overview
2.1.1 Tablet Computer – Front
2.1.2 Tablet Computer – Back
2.1.3 Tablet Computer – Back Cover Removed
2.1.4 Camera Module – Top View
2.1.5 Camera Module – Bottom View
2.1.6 Camera Module – Side View
2.1.7 Camera Module Markings
2.1.8 Camera Module X-Ray Image – Side A
2.1.9 Camera Module X-Ray Image – Side B
2.1.10 ISX014 Package – Top and Bottom
2.1.11 Camera Module Substrate with ISX014 Sensor
2.1.12 Secondary Die
2.1.13 Camera Module Substrate with ISX014 Sensor – X-Ray Top View
2.2.1 Die Thickness
2.2.2 Back Die Photograph
2.2.3 Annotated Back Die Photograph
2.2.4 Back Die Photograph – Organics Removed
2.2.5 TSVs at Corner A
2.2.6 TSVs at Corner B
2.2.7 TSVs at Corner C
2.2.8 TSVs at Corner D
2.2.9 Analysis Sites
2.2.10 Die Corner A
2.2.11 Die Corner B
2.2.12 Die Corner C
2.2.13 Die Corner D
2.2.14 Active Pixel Array Corner – Top Left
2.2.15 Active Pixel Array Corner – Bottom Right
2.2.16 Bayer Color Filter Array – Pixel Pitch
2.2.17 Minimum Pitch Bond Pads
2.2.18 Bond Pad
2.2.19 Die Corner D – Tilt View
2.2.20 Die Corner D – Tilt-View Detail
2.2.21 Wire Bonds – Tilt View
2.2.22 Bond Pad – Tilt View
2.2.23 Bond Pad – Tilt-View Detail
2.2.24 Microlenses – Plan View
2.2.25 Microlenses – Plan-View Detail
2.2.26 Microlenses – Tilt View
2.3.1 Die Corner A
2.3.2 Die Corner B
2.3.3 Die Corner C
2.3.4 Die Corner D
2.3.5 CMOS at Corner A
2.3.6 Alignment Marks
2.3.7 Pixel Array Corner
2.3.8 Front of Die Patterns

3 Die Utilization Analysis
3.1.1 Annotated Poly Level CIS Die Photograph
3.1.2 Column Circuit Capacitors
3.1.3 Row Control Structures
3.1.4 Row Control and TSV Structures

4 Process Analysis
4.2.1 Annotated Poly Level ISP Die Photograph
4.2.2 ISP Die General Structure
4.2.3 ISP Logic Transistors
4.2.4 ISP Minimum Contacted Gate Pitch
4.2.5 ISP Minimum Metal 1 Pitch
4.3.1 General Structure
4.3.2 General Structure – Pixel Array
4.3.3 General Structure – TSVs
4.3.4 Die Seal
4.3.5 Pixel Array Edge – Location L
4.3.6 Pixel Array Edge – Location R
4.3.7 Pixel Array Edge – Location T
4.3.8 Pixel Array Edge – Location B
4.4.1 Periphery Region SIMS Profiles
4.4.2 Periphery Wells – SCM
4.4.3 Periphery Wells at TSV – SCM
4.4.4 Row Control Region Shallow N-Well – Si Stain
4.4.5 Pixel Array SIMS Profiles
4.4.6 Pixel Array Photocathodes – SCM
4.4.7 Pixel Array Edge – SCM
4.4.8 Pixel Array Photocathodes – Si Stain
4.5.1 DTI
4.5.2 Minimum Width STI
4.5.3 Poly Over STI
4.6.1 Peripheral Transistors – TEM
4.6.2 Transistor Gate – TEM
4.6.3 Transistor Gate Dielectric – TEM
4.6.4 Gate Poly Over STI Edge – TEM
4.7.1 PMD Overview – Periphery to Pixel Array Transition
4.7.2 Pixel Array PMD – TEM
4.7.3 Peripheral PMD – TEM
4.7.4 ILD 1 – TEM
4.7.5 ILD 2 – TEM
4.7.6 ILD 3 – TEM
4.7.7 Passivation Layers – SEM
4.7.8 Passivation Layers – TEM
4.7.9 Passivation 1 – TEM
4.8.1 Minimum Pitch Metal 1
4.8.2 Metal 1 – TEM
4.8.3 Metal 1 Liner – TEM
4.8.4 Metal 2 – TEM
4.8.5 Minimum Pitch Metal 2
4.8.6 Metal 3 – TEM
4.8.7 Metal 4 – TEM
4.8.8 Metal 4 Liner – TEM
4.8.9 Minimum Pitch Metal 4
4.9.1 Pixel Array Contacts – TEM
4.9.2 Pixel Array Transistor S/D Contact Bottom – TEM
4.9.3 Periphery Transistor S/D Contact Bottom – TEM
4.9.4 Minimum Pitch Contacts
4.9.5 Minimum Pitch Via 1s and Via 2s
4.9.6 Minimum Pitch Via 3s
4.10.1 Oxide Bonded CIS and ISP Dies – Overview
4.10.2 Bonding Interface Region – TEM
4.10.3 Bonding Interface Region Close-Up – TEM
4.10.4 Voids at Bonding Interface – TEM
4.11.1 Shallow and Deep TSVs
4.11.2 Shallow TSV
4.11.3 TSV Sidewall
4.11.4 TSV Double Ta-Based Liner
4.11.5 TSV Nitride Liner
4.11.6 Back Dielectrics
4.11.7 Lower Back Dielectrics
4.11.8 TSV at CIS Metal 1 Pad
4.11.9 TSV at ISP Metal 7 Pad
4.11.10 Shallow to Deep TSV Strap
4.11.11 ISX014 Bevel Section – SEM
4.11.12 TSV Straps – Plan-View SEM
4.11.13 TSV Straps – Close-Up
4.11.14 TSVs at CIS Metal 1 – Bevel SEM
4.11.15 Shallow TSV Pad
4.11.16 TSV at ISP Metal 7 – Bevel SEM
4.11.17 Deep TSV Pad
4.12.1 Back Feature Overview
4.12.2 Blue and Green Filters
4.12.3 Green and Red Filters – SEM
4.13.1 Bond Pad Overview
4.13.2 Bond Pad Edge

5 Pixel Analysis
5.1.1 Shared Pixel Schematic
5.2.1 Pixel Array Row Connections
5.2.2 Pixel Array Column Out Connections
5.2.3 Pixels at Metal 4 and Via 3s
5.2.4 Pixels at Metal 3
5.2.5 Pixels at Via 2 and Metal 2
5.2.6 Pixels at Metal 2
5.2.7 Pixels at Via 1 and Metal 1
5.2.8 Pixels at Metal 1
5.2.9 Pixels at Poly
5.2.10 Pixels at Diffusion
5.2.11 Tungsten Aperture Grid – Plan View
5.2.12 Photocathodes – Planar SCM
5.2.13 Detailed Photocathodes – Planar SCM
5.2.14 Photocathodes at Back Surface – Planar SCM
5.3.1 Transfer Gate and FD Contact – TEM
5.3.2 Transfer Gate SWS – TEM
5.3.3 Transfer Gate Dielectric
5.4.1 Edge Microlens Shift
5.4.2 Row Select and Source Follower Transistors
5.4.3 Reset Transistor
5.4.4 Row Select and Source Follower Transistors – Si Stain
5.4.5 Reset Transistor – Si Stain
5.4.6 Floating Diffusion – Si Stain
5.5.1 Reset Transistor Gate Width
5.5.2 Source Follower Transistor Gate Width
5.5.3 Row Select Transistor Gate Width

1.2 List of Tables
1 Overview
1.4.1 Key Specifications of the Exmor RS Stacked CISs
1.4.2 Key Specifications of the Exmor RS Stacked CIS Camera Modules
1.4.3 Device Identification
1.5.1 ISX014 Device Summary
1.6.1 CIS Process Summary
2 Device Overview
2.1.1 Camera Module and CMOS Image Sensor Package Summary
2.2.1 Die, Pixel Array, and Pad Dimensions

3 Die Utilization Analysis
3.1.1 Die Utilization

4 Process Analysis
4.4.1 Substrate and Well Vertical Dimensions
4.5.1 Substrate Isolation Critical Dimensions
4.6.1 Transistor and Poly Horizontal Dimensions
4.6.2 Transistor and Poly Vertical Dimensions
4.7.1 Measured Dielectric Thicknesses
4.8.1 Front Metallization Thicknesses
4.8.2 Front Metallization Width and Pitch
4.9.1 Front Via and Contact Dimensions
4.10.1 ISP Die and Passivation Vertical Dimensions
4.11.1 Back Dielectric Layer Thicknesses
4.11.2 TSV Dimensions
4.12.1 Back Metals, Color Filters, and Microlens Vertical Dimensions

5 Pixel Analysis
5.1.1 Pixel Horizontal Dimensions
5.1.2 Pixel Vertical Dimensions
5.1.3 Pixel Transistor Dimensions

6 Critical Dimensions
6.1.1 Camera Module and CMOS Image Sensor Package Summary
6.2.1 Die, Pixel Array, and Pad Dimensions
6.3.1 Substrate and Well Vertical Dimensions
6.4.1 Substrate Isolation Critical Dimensions
6.5.1 Transistor and Poly Horizontal Dimensions
6.5.2 Transistor and Poly Vertical Dimensions
6.6.1 Measured Dielectric Thicknesses
6.7.1 Front Metallization Thicknesses
6.7.2 Front Metallization Width and Pitch
6.8.1 Front Via and Contact Dimensions
6.9.1 ISP Die and Passivation Vertical Dimensions
6.10.1 Back Metals, Color Filters, and Microlens Vertical Dimensions
6.11.1 Pixel Horizontal Dimensions
6.11.2 Pixel Vertical Dimensions
6.11.3 Pixel Transistor Dimensions
Sony ISX014
Back Illuminated CMOS Image Sensor
About Chipworks

About Chipworks
Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems. The company’s ability to analyze the circuitry and physical composition of these systems makes them a key partner in the success of the world’s largest semiconductor and microelectronics companies. Intellectual property groups and their legal counsel trust Chipworks for success in patent licensing and litigation – earning hundreds of millions of dollars in patent licenses, and saving as much in royalty payments. Research & Development and Product Management rely on Chipworks for success in new product design and launch, saving hundreds of millions of dollars in design, and earning even more through superior product design and faster launches.

Contact Chipworks
To find out more information on this report, or any other reports in our library, please contact Chipworks at 1-613-829-0414.

Chipworks
1891 Robertson Road, Suite 500
Ottawa, Ontario K2H 5B7
Canada
T 1-613-829-0414
F 1-613-829-0515
Web site: www.chipworks.com
Email: info@chipworks.com

Please send any feedback to feedback@chipworks.com